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Abstract 
In this paper a reconfigurable switched-current sigma 
delta modulator for power amplifier is shown, which is a 
suitable topology to save energy and integrated area in 
portable applications. Results have shown the correct 
operation of a 1.8V, 0.18µm CMOS reconfigurable 
switched-current sigma delta modulator with 11bits 
dynamic range within 1MHz and 7.8bits within 3.8MHz 
bandwidth. 
 
 
1. Introduction 
 
In the last decade a large of new portable application have 
been introduced, which demands low-cost, smaller area 
and low power consumption. Therefore, it is important to 
expend efforts in order to design systems that take that in 
count.  Reconfigurable systems are an interesting option, 
their main function is to reconfigure the characteristic of a 
specific block in the system, for each function. For 
example, a power amplifier, in a cellular phone, is 
required to drive a larger loudspeaker for ring-tones, 
music playback or hands-free operation, but the 
resolution for each one is different. Therefore, using 
software, the resolution power amplifier can be 
reconfigurable for each function, this way it can save 
energy. This paper presets an alternative to implement a 
Reconfigurable Switched-Current Sigma-Delta power 
amplifier.  
         
 
2. Reconfigurable Power Amplifier 
 
Figure 1 shows system block diagram, formed by a class 
D power amplifier driving with a sigma-delta modulator 
in order to improve the performance. Previous works 
have been demonstrated up to 90% of efficiency in this 
kind of topologies [1], which it is better that the well 
know class AB topology.  
 
 
 
Figure 1. System block diagram 
 
MASH sigma-delta modulator architecture fulfills all the 
requirements to get a reconfigurable topology. It could be 
implemented in different ways by combining single-loop 
first-order and second-order modulators, using both single 
and multibit internal quantization (see figure 2). Our 
topology is made up of a second-order and p first-order 
modulators, which are connected or disconnected 
according to the required resolution, having adaptive 
power consumption. For instance, audio applications need 
12 or more bits of fidelity, while voice applications need 
8bits. The first one could be obtained configuring a 3th or 
fourth order modulator and the second one configuring a 
2nd order modulator, it means that for each function of the 
system the power consumption will be different. 
 
 
 
Figure 2. MASH Σ∆ modulator 
 
Although most reported Σ∆ modulators have been 
implemented using switched-capacitors techniques, the 
need to achieve high performance in adverse low-voltage, 
digital oriented processes have motivated exploring 
techniques compatible with those technologies. This is 
the case of the switched-current (SI) technique, which 
during the last decade has been used in applications of 
filtering [2], data conversions [3], biomedical [4], and 
others. The reason is because SI technique offers several 
advantages as: suitable to low-voltage operation, 
compatibility with CMOS digital technologies, small 
integrated area and low power consumption; which are 
suitable for portable applications. 
 
A. Architecture 
Figure 3 shows 2-1P expandable version of the cascade 
architecture of Figure 2, the analog and digital 
coefficients are optimized according to the criteria 
described in [5].  
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Figure 3. Reconfigurable 2-1P Σ∆ modulator. 
 
 
Using a linear model for the internal quantizers, it can be 
shown that the Signal-to-Noise Ratio (SNR) of the 
modulator in Figure 3 can be written as [6]: 
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modulator’s order, M is the oversampling ratio, Iref is the 
DAC referent current and m is the modulation index. 
 
Figure 4 shows the SNR versus M for different modulator 
orders. It can be noted that different performances can be 
achieved by programming the modulator order in the 
topology of the Figure 3. 
 
 
 
 
Figure 4. SNR vs oversampling ratio.  
B. Programmable switched current memory cell   
In addition to reconfigure the modulator architecture as 
described in section A, the memory cells, can be also 
reconfigured in order to achieve the required modulator 
specifications with adaptive power dissipation, figure 5 
shows a programmable SI memory cell. Assuming that 
the thermal noise is the dominant source of error, the SNR 
for the programmable cell is given by [7], 
 
  )log(10 LSNRSNR unitary +=                  (2)                   
 
where SNRunitary is the signal to noise ratio of a one cell 
and L is the number of connected cells. Equation 2 shows 
an improve of 10log(L) with respect to the case of a 
unitary memory cell.  
  
 
 
Figure 5. Programmable SI memory cell. 
 
Therefore, by using integrators based on programmable 
SI memory cells, the SNR of the modulator can be 
increased according to (2), which is true if the modulator 
is designed in such a way that the thermal noise power of 
the front-end integrator is the dominant source of error 
[8]. As an example, figure 6 shows how the SNR of 2-lP 
SI Σ∆ modulators can be improved by increasing the 
number of unitary cells. Note from this figure that 
different specifications required in many applications can 
be achieved by properly selecting the oversampling ratio 
and the number of memory cells. 
 
 
Figure 6a. 2-12 Modulator and BWs=1MHz 
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Figure 6b. 2-13 Modulator and BWs=3.8MHz 
 
 
3. Circuit Implementation 
 
In order to show how the topology works, a 
reconfigurable SI Σ∆ modulator, between 11bits-
BW=1MHz and 8bits-BW=3.8MHz has been designed in 
a 1.8-V, 0.18µm CMOS technology. 
 
A. High level design 
In order to find the best Σ∆ modulators architecture that 
fulfills the specifications mentioned above, with the less 
power consumption, a comparative study of different 
cascade architectures has been done; table 1 shows a 
summary of some of these combinations.  Among them, 
the 2-1 and 2-13 modulators have been selected. These 
architectures have been selected because they achieve the 
best trade-off between power consumption (related to the 
sampling frequency and number of blocks) and silicon 
area (related to the number of memory cells).  
 
11Bits @ 1MHz  8Bits @ 3.8MHz 
Order 
N 
#Cell 
L 
Fs 
MHz 
 Order 
N 
#Cell 
L 
Fs 
MHz 
2-1 3 70.4  2-1 2 136.8  
2-12 2 40.0  2-12 2 91.2 
2-13 2 26  2-13 2 70.4 
Table 1. Candidate SI Σ∆ modulator architectures 
 
The selected architectures were high-level sized by using 
SIMSIDES [9]. The outcome of the sizing process is 
summarized in Table 2. The data in this table is the 
starting point for block electrical sizing. 
 
B. Electric Design 
Integrator is one of the most important blocks in SI Σ∆ 
modulators. The main design considerations for this block 
are the signal swing, the SI errors and the sampling 
frequency. In order to fulfill the specification of the table 
2, a fully differential Forward Euler integrator was 
designed using the Class AB memory with cascode 
transistors, extrinsic gate-source capacitors and CMOS 
dummy switches. 
 
Another important building block is the one-bit quantizer 
(comparator), which was implemented using a 
regenerative latch and a RS flip-flop [10]. One of the 
most important limiting factors of this circuit is the 
mismatch error, several HSPICE simulations were done 
in order to agree with the specifications shown in Table 2.   
 
Finally, the one-bit DAC is made up of two current 
sources controlled by the quantizer output.  This block 
was designed to provide the required reference current 
without degrading the output-input conductance ratio 
error of the integrators. 
 
    11bits 8bits 
Integrator 
Ibias 1.5mA 1.0mA 
εs 0.1% 0.1% 
εg 0.1% 0.1% 
εq 0.1% 0.1% 
gm 6m 4m 
Cgs 3.9pF 2.6pF 
Switch-on 
resistance 
<100Ω  <100Ω 
Comparator 
Resolution time <3ns <3ns 
Hysteresis <60uA <60uA 
DAC 
Resolution 1 bit 1 bit 
Reference 600uA 600uA 
Table 2. Basic block specifications 
 
 
4. Simulation Results 
 
In order to evaluate the performance of the modulator, 
full-transistor simulations using HSPICE were done. As 
an example, figure 7 shows the output spectra for the 
different operation modes considering a half-scale input 
sine wave signal. The effective resolution is 12bits and 
7.8bits for 1MHz and 3.8MHz, respectively. The 
electrical performance is summarized in Table 3 showing 
the main modulator figures of merit. From this table we 
can see how the power consumption changes.  
 
 
 
BW=1MHz BW=3.8MHz 
Oversampling 
ratio 
35 
 
9 
SNR 11bits 
 
7.8bits 
SNDR 10.6bits 
 
7.7bits 
HD3 -75dB 
 
-77dB 
Power 123mW 
 
156mW 
Table 3. Electrical Performance 
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Figure 7a. Output spectra for BW=1MHz 
 
 
Figure 7b. Output spectra for BW=3.8MHz 
 
 
 
5. Conclusions 
 
This paper presented the design and electrical 
implementation of a 1.8-V, 0.18µm CMOS SI Σ∆ 
modulator in order to implement a reconfigurable power 
amplifier, which permits to save energy in portable 
applications. Simulation results shows a correct operation 
of the reconfigurable system, therefore, it state a suitable 
alternative to increase the time life of the battery in 
portable applications.    
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